Simulate Translate Test

For information or a price/delivery quotation for any of Source III's vector translation or custom interface developement services, contact us. You will find our prices and turnaround very competitive.

This email address is being protected from spambots. You need JavaScript enabled to view it. | (916)941-9403

Vector Translations

Source III provides vector file translation services involving the translation of logic simulation data files to vector formats either for physical device testers or for other logic simulators and analysis tools. We support translations between more than 30 formats including:

From: To:
WGL Teradyne testers
STIL Credence testers
Verilog VCD & EVCD Verigy/Agilent 83000/93000
LSIM HP 3070 testers
Mentor Log IMS testers
QSIM ITS9000 testers
plus many more Advantest testers
  Verilog/VHDL Testbench
  TSTL2
  TDL_91
  WGL
  STIL
  plus many more

Translations from WGL and STIL formats provide full support for multiple timing sets and scan data structures. WGL or STIL files generated by the Synopsys' TetraMAX™ product, or from similar ATPG products from Mentor Graphics and Cadence, can be easily translated into test programs for device testing using these more efficient scan formats.

The information required from the customer will vary depending on the formats involved. Data files in the WGL or STIL formats typically require very little additional information for translations, whereas Verilog VCD or Mentor Log files may require significantly more. Translations services are quoted on a per-file basis and will vary somewhat depending on the amount of setup required.

Custom Translations

While Source III's VTRAN® and VGEN® products provide interfaces to most of the popular simulator and tester formats in use today, we also offer a service to add new or custom interfaces to the tool suites. This allows customers to utilize the powerful translation and generation capabilities of VTRAN® and VGEN® within the particular formats required in their development environment. Custom interfaces are quoted on an individual basis and typically require the purchase of at least one node license. In order for Source III to provide a quotation for a custom interface, the following information is needed:

  • A specification which describes the format
  • At least one example file

Product Support

Customer Quotes

  • VTRAN® is currently our tool of choice for converting MS digital test patterns between various logic simulation formats and WGL/STIL. Our experience with SourceIII has been positive and their support is extremely responsive and timely.
  • Sanera Utilizes Full Featured VTRAN® to Convert Functional and ATPG Vectors "We chose VTRAN® because it can handle multiple simulation file formats (including VCD and WGL) from a single tool. VTRAN's commands are easy to use. The flexibility in pin mapping, masking outputs, and generating scan-based vectors proves to be tremendously helpful. And most of all, Source III provides excellent, fast response to our support needs. This helps us to get things moving very quickly - making good solid progress." Ken ChenTest Engineering Manager
  • Source III VTRAN® tool has been very efficient to translate VCD, WGL, and STIL vectors to Teradyne UFLEX and Verigy 93000 ATE formats. Their response to add or implement new features as per customer needs is impeccable and steadfast. I would highly recommend using this tool to any test engineer for vector conversion
  • We use VTRAN® to translate WGL or TDL vectors to Teradyne J750 and Flex format. The produced patterns work fine and adaptation to a new device pinout can be done easy and quickly.
  • We currently use Vtran for translating wgl, evcd and vcd vectors to be used on various Verigy and Teradyne platforms. Their feature set has allowed us to perform vector manipulation instead of writing Perl scripts. Their support has been very responsive and they are open to additional features on future releases.
  • Intrinsix Uses VTRAN® to Speed Vector Translation Flow "I had one customer who used VHDL for RTL, Verilog for gate level simulation, and sometimes used EPIC tools. Getting vectors into the various formats was a nightmare. VTRAN® made the translation process easy and seamless. Plus, WGL or STIL for the test group. Support from Source III has also been quite impressive. In one case, they wrote a bug fix for me in under a day." John Weiland Intrinsix Consultant  
  • 1
  • 2
  • 3
  • 4
  • 5
  • 6