Notes:

1. TERMS are Net 30 days.
2. For Licensing, Source III offers two mode options. The first is a NODE-LOCKED LICENSE which can be run on a single machine, either thru local login or thru remote login. Multiple copies of the program can be running at the same time. The second form of licensing is a SITE LICENSE which allows the software to run on any machine physically connected to the network at a licensed site. Any number of copies can be running simultaneously on different machines in the subnetwork.
3. In addition, Source III offers both annual subscription licenses and perpetual licenses.
4. For subscription licenses, maintenance and technical support are included. This maintenance and technical support includes telephone "hot line" and internet technical support as well as automatic updates of new releases via our web site. Pricing for a perpetual license includes 12 months of software maintenance and technical support. Following the first year, software maintenance and technical support for a perpetual license is available for 20% of the current license price per year.
5. Distribution of Software and documentation is done entirely electronically. The latest copies of our software, brochures and manuals are available from the Product pages and Download page of this web site. Software License Keys, for evaluation of the software as well as permanent keys issued from a Purchase Order, are delivered to customers via email. Due to this method of distribution, all software sales, whether in California or not are exempt from sales tax per the following regulation:

   California Code of Regulation, Title 18, Chapter 4, Section 1502(f)(1)(D)

6. All prices are subject to change without notice.

VGEN™ is a stimulus generation language which reduces the time required to create, modify, document and maintain simulation stimulus files by up to 80%" VGEN™ provides a powerful high-level language interface for the pattern generation task and runs on a variety of hardware platforms including SUN Solaris and HPUX.

With VGEN™, a designer can define and document simulation stimulus patterns using powerful high-level language constructs which are tailored to the particular needs of simulators and testers. VGEN™ also allows substantial flexibility for modifying parameters that are important to simulators and testers. Principle features of VGEN™ include:

• Signal grouping (vectorizing)
• Subroutines with parameter passing
• Logical, arithmetic & shift operations for algorithmically generating patterns
• Pattern looping & conditional tests
• Reading data from external data files
• Data Tables
• Commenting for improved documentation & debugging
• Programmable Timing step, pin timing & time scaling
• Programmable Pin Types - NRZ, RZ, RO, RC, SBC, RX....
• Multiple time lines for parallel synchronous designs
• Method for defining expected results on output pins with link to VCAP
• Interfaces to over 30 popular simulators + user-definable output formats

Today's logic simulators offer substantial capability for doing comprehensive, accurate logic and timing simulation. VGEN™ is a tool which enables the designer to take full advantage of this capability. VGEN™ can also be used to specify expected state data for output pins which can then be used by VCAP to verify simulation results data.

Design engineers today involved with ASIC or system-level design have become increasingly dependent upon CAE/CAD tools for the successful realization of their projects. Accuracy, completeness and timeliness are all important factors in achieving success. While many of the tools used today derive much of their effectiveness through the high-level of abstraction by which they allow the designer to work, the tools for stimulus generation remain primitive. The situation is analogous to requiring software developers to write code in machine language (1's & 0's) or at best in assembly language. VGEN™ is a high-level language stimulus COMPILER which elevates the designer's interface to the stimulus creation task and provides benefits for the designer similar to those that a high-level language gives a software developer.

• Provides program framework for hierarchical, modular development of test vectors.
• Provides facilities for algorithmic generation of test vectors.
• Provides very powerful facilities for defining and modifying pin timing.
• Provides facilities for dealing with asynchronous events and "parallel synchronous" circuits.
• Provides excellent documentation on vector set organization and flow.
• Interfaces to all popular simulators.

• Substantially reduced development time for simulation stimulus vectors.
• Dramatically improved documentation of vectors which aids in modification, maintenance and translation to optimal test programs.
• Creation of vector sets which accurately emulate system timing resulting in more accurate and realistic simulation data.
• A single, powerful vector generation language can be learned and used to meet all of your stimulus vector creation needs - independent of logic simulator used.

The VGEN™ compiler was developed with a primary goal of portability between platforms, operating systems and logic simulators. It is currently running on Sun SPARC and HPUX platforms under UNIX operating systems. Building pattern files initially in an intermediate format results in the ability to cleanly interface to multiple simulators. Each of the more than 30 interfaces currently available is a separate, independent module, with new interfaces and interface options constantly being added.