Simulate Translate Test

VCAP® Datasheet

VCAP<sup>®</sup> Datasheet

VCAP® is a comprehensive simulation data comparison and analysis program. When performing data comparisons, it provides powerful features for normalizing simulation data to adjust for differences in format, timing and print mode. Timing analysis on a simulation results file includes reporting output pin delays and transitions, input pin timing behavior, and a resource summary for checking tester compatibility.




  • Verifying simulation results data with expected results data. This expected results data may be from a VGEN® source file or from virtually any other data source.
  • Comparing simulation results data from successive simulation runs; for example, from a simulation run prior to physical layout with one after layout.
  • Comparing simulation results data produced by different logic simulators. This need arises often when design methodologies utilize behavioral-level simulation and logic synthesis tools, when reference (or golden) simulators are required in the verification process.
  • Analyzing simulation results data for pin behavior and timing. This is very useful for checking tester compatibility early in the design cycle.

VCAP® is able to handle a wide range of input data formats using a collection of canned readers for popular formats or by letting the user define the format. This is done with single or multiple format descriptors which the user customizes to describe the input data format. Separate format descriptors can be used for results files from different simulators during data comparisons. Processing of the simulation results from different files can also be used to normalize the data prior to comparison.


  • Canned readers and a User-Programmed reader provide the capability of reading almost any simulation results data file.
  • Powerful data processing features for normalizing simulation data from different simulators. These include state mapping, timing translation from print-on-change data to cycle data, and input/output data separation on bidirectional pins.
  • Flexible, yet powerful data comparison parameters including: specifying which pins to compare, timing tolerances to be allowed during the comparisons, time zones during which to mask specified pins, and four different comparison algorithms from which to choose.
  • VCAP® can perform a comprehensive pin behavior and timing analysis on a simulation results file; generating a timing data sheet, transition statistics, illegal state and glitch checks, and the assignment of user-specified tester resources.

A by-product of the increasing complexities in today's typical ASIC or custom chip designs and the powerful CAE tools applied to these designs, is the generation of large quantities of simulation data. This data is intended to give designers an opportunity to validate their designs before committing to expensive fabrication cycles. These verification tasks may include checking output pin timing, checking output pin states against expected states (or against the results of a different simulation run) and making sure that the simulation data file can be easily mapped to the desired tester. VCAP® is a flexible, powerful CAE tool which can be utilized in almost any CAE environment to specifically address these important tasks.



Upon invocation, VCAP® reads the specified command file to determine the simulation data files it is to load and the tasks it is to perform. These tasks fall into two general categories; data file comparisons and data file analysis. In the command file, when doing data file comparisons, a reference and source file are identified, the data formats of the two files are separately defined, required normalization processing is described and the comparison parameters are defined. When doing analysis of a simulation results data file, the command file again identifies the source data file and the format of its data. In addition, the analysis parameters are defined. VCAP® produces a report containing min/max delays for outputs, transition statistics and the identification of tester resources needed to accurately emulate the vector patterns and strobe the output states.



Logic Synthesis tools currently available offer a high-level front-end to ASIC and custom design efforts. These tools allow designers to define their designs in an abstract behavioral language, without concern for implementation details, and then automatically produce a gate-level version for a specific foundry. In the design flow illustrated, two sets of simulation data are generated; one which is primarily state information from the behavioral simulation, and the other which contains detailed timing information from the gate-level simulation. VCAP® can be very effectively utilized here to verify the synthesis process as well as checking spec. timing. VCAP® reads the two data files of completely different formats, normalizing the data for timing and format differences, and then compares the results.

Verifying Simulation Results With Results Data


VCAP® can be used with VGEN® to provide an automatic verification mechanism for checking simulation results against expected results. In this flow, the VGEN® source file contains expected output state assignments, as well as input stimulus assignments. The expected output states can be defined as frequently, or as infrequently, as desired. The VGEN® command EXPECT_FILE is used to cause all expected output data in the source file to be placed in a file separate from the input stimulus. Following Logic Simulation, VCAP® is then directed to compare the Expected Results data with the output data from the Simulation results file. The timing for expected data can be set to the spec. limits in the VGEN® source file so that the checking process will verify timing as well as state data. This verification methodology can be applied to virtually any CAE development environment.

VCAP® report files are created following the comparison or analysis of the specified vector files. The report file produced during comparison of two files includes all parameters relevant to the comparison process, as well as the mismatches found. When a file analysis is being performed, VCAP® reports min/max rise and fall delays, transition statistics, and pin behavior.

SOURCE III provides a suite of CAE tools for dealing with the generation, translation and analysis of logic simulation data files. The software is available on most workstation platforms and interfaces to over 30 popular logic simulators.